frederik
/
oscar64
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

More local xy register usage

This commit is contained in:
drmortalwombat 2022-05-21 17:17:16 +02:00
parent e0f87c676c
commit b356f726a4
1 changed files with 37 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

37
oscar64/NativeCodeGenerator.cpp
View File

@ -11986,11 +11986,13 @@ bool NativeCodeBasicBlock::LocalRegisterXYMap(void)
switch (ins.mType) switch (ins.mType)
{ {
case ASMIT_STA: case ASMIT_STA:
#if 0
if (ins.mAddress >= BC_REG_ACCU && ins.mAddress < BC_REG_ACCU + 4 || if (ins.mAddress >= BC_REG_ACCU && ins.mAddress < BC_REG_ACCU + 4 ||
ins.mAddress >= BC_REG_WORK && ins.mAddress < BC_REG_WORK + 4) ins.mAddress >= BC_REG_WORK && ins.mAddress < BC_REG_WORK + 4)
{ {
} }
else else
#endif
{ {
if (!(ins.mLive & LIVE_CPU_REG_X)) if (!(ins.mLive & LIVE_CPU_REG_X))
{ {
@ -12096,6 +12098,16 @@ bool NativeCodeBasicBlock::LocalRegisterXYMap(void)
yregs[ins.mAddress + 0] = -1; yregs[ins.mAddress + 0] = -1;
yregs[ins.mAddress + 1] = -1; yregs[ins.mAddress + 1] = -1;
} }
else if (ins.mType == ASMIT_JSR)
{
for (int i = 0; i < 4; i++)
{
xregs[BC_REG_ACCU + i] = -1;
yregs[BC_REG_ACCU + i] = -1;
xregs[BC_REG_WORK + i] = -1;
yregs[BC_REG_WORK + i] = -1;
}
}
} }
CheckLive(); CheckLive();
@ -21640,6 +21652,31 @@ bool NativeCodeBasicBlock::PeepHoleOptimizer(NativeCodeProcedure* proc, int pass
progress = true; progress = true;
} }
else if (
mIns[i + 0].mType == ASMIT_TAX &&
mIns[i + 1].mType == ASMIT_LDA && HasAsmInstructionMode(ASMIT_LDX, mIns[i + 1].mMode) &&
mIns[i + 2].mType == ASMIT_STA && HasAsmInstructionMode(ASMIT_STX, mIns[i + 2].mMode) &&
mIns[i + 3].mType == ASMIT_TXA && !(mIns[i + 3].mLive & (LIVE_CPU_REG_X | LIVE_CPU_REG_Z)))
{
mIns[i + 0].mType = ASMIT_NOP; mIns[i + 0].mMode = ASMIM_IMPLIED;
mIns[i + 1].mType = ASMIT_LDX;
mIns[i + 2].mType = ASMIT_STX; mIns[i + 2].mLive |= LIVE_CPU_REG_A;
mIns[i + 3].mType = ASMIT_NOP; mIns[i + 3].mMode = ASMIM_IMPLIED;
progress = true;
}
else if (
mIns[i + 0].mType == ASMIT_TAY &&
mIns[i + 1].mType == ASMIT_LDA && HasAsmInstructionMode(ASMIT_LDY, mIns[i + 1].mMode) &&
mIns[i + 2].mType == ASMIT_STA && HasAsmInstructionMode(ASMIT_STY, mIns[i + 2].mMode) &&
mIns[i + 3].mType == ASMIT_TYA && !(mIns[i + 3].mLive & (LIVE_CPU_REG_Y | LIVE_CPU_REG_Z)))
{
mIns[i + 0].mType = ASMIT_NOP; mIns[i + 0].mMode = ASMIM_IMPLIED;
mIns[i + 1].mType = ASMIT_LDY;
mIns[i + 2].mType = ASMIT_STY; mIns[i + 2].mLive |= LIVE_CPU_REG_A;
mIns[i + 3].mType = ASMIT_NOP; mIns[i + 3].mMode = ASMIM_IMPLIED;
progress = true;
}
else if ( else if (
mIns[i + 0].mType == ASMIT_LDA && mIns[i + 0].mMode == ASMIM_ZERO_PAGE && mIns[i + 0].mType == ASMIT_LDA && mIns[i + 0].mMode == ASMIM_ZERO_PAGE &&
mIns[i + 1].IsShift() && mIns[i + 1].mMode == ASMIM_IMPLIED && mIns[i + 1].IsShift() && mIns[i + 1].mMode == ASMIM_IMPLIED &&